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Abstract
This paper presents a low power strategy for test data compression and a new decompression
scheme for test vectors. In our method, we propose an efficient algorithm for scan chain reordering to
deal with the power dissipation problem. Further, we also propose a test slice difference (TSD)
technique to improve test data compression. It is an efficient method and only needs one extra scan
cell. In experimental results, the scheme that we presented achieve high compression ratio. The power
consumption is also better compared with other well-known compression techniques.
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1. Introducion
Generally, the methods can be classified into two cat-
egories, test vector compaction [1,2] and test data com-
pression. The latter category is extensively used today.
According to [3], test data compression can roughly be di-
vided into three kinds, namely code-based schemes [4,5],
linear-decompression-based schemes [2,6], and broad-
cast-scan-based schemes [7,8]. The code-based schemes
only depended on the test cube and don’t loss any fault
coverage.
Huffman code is typically used for the fixed-to-
variable coding scheme. Because Huffman code is an ef-
ficient code for encoding test data, it has been used in
many compression strategies [913]. Selective Huffman
code [10] adds symbols with higher appearance fre-
quency to the Huffman tree and encodes them by Huff-
man codes. In [11], a compression technique for encod-
ing three different kinds of data using the same Huffman
codeword is proposed. Selective Huffman coding st-
rategy is also used there to reduce the hardware overhead
of Huffman FSM. Although this method can yield a good
result, because it needs to deal with three kinds of dif-
ferent information, the hardware cost is still very high.
Block merging technique [4] is an efficient scheme
for reducing test data volume. The encoded data contains
merged blocks data and the merged blocks count. Nine-
Coded [14] is a well-known method based on fixed-to-
variable coding scheme and uses nine-types of codeword
to encode the test data. Unfortunately, with the increased
length of symbol, the method becomes less attractive.
Other common methods are based on run-length coding
such as Golomb code [15], frequency-directed run-
length (FDR) code [16], variable-input Huffman com-
pression (VIHC) code [9], extended FDR (EFDR) code
[17], alternating run-length (Alternating RL) code [5],
and mixed run-length and Huffman (RL-Huffman) code
[13]. These methods will be briefly reviewed in section 2.
Another issue to be explored, in test mode, power
consumption is very high, and excessive heat dissipation
can cause damage to the circuit. Hence, many ways have
been proposed to solve this problem. These techniques
include scan chain modification [18], scan chain reorder-
ing [19], input blocking [20], low power test pattern
generation algorithm [21], vector reordering [22], and
X-filling technique [23]. The authors in [18] proposed a
useful technique that modifies scan chain to reduce shift-
ing-in power. The approach in [19] indicates that re-or-
dering scan cells can reduce shifting-in power, and the
routing cost will be reduced by commercial tools. The
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technique in [20] calculates the signal probabilities at the
gate outputs to find the frozen value. Therefore, the shift
power reduction can be reduced by blocking the above
scan cells with the frozen value.
In this paper, we propose a test slice difference
(TSD) technique for power-aware test data set. The pro-
posed technique only needs one bit buffer to hold pre-
ceding data. In addition, we shall also propose a scan-
chain reordering algorithm. Compared with the forward
reordering algorithm, like SkewedSC [24] and Run-
BasedReordering [25], our method achieves better re-
sults in both power dissipation and compression ratio.
2. Previous Works
2.1 Compression Issues
(a) Filling unspecified bits
How to fill the unspecified bits is the direction to
improve the compression ratio. Most methods fill un-
specified bits as the same value as their neighbors. All
the unspecified bits in test data are filled into zeroes [26].
Even though this process can reduce the peak power, the
total power consumption is also very high during test mode.
(b) Change entropy of the original test data
In [27], it is indicated that the maximum compres-
sion ratio can be predicted by calculation of the test data
entropy. First, we can use a different ATPG procedure to
generate needed test data. Second, we can find better
ways to change entropy of the original test data to change
the maximum compression ratio limit.
(c) Scan chain reordering
Scan chain reordering was generally used to mini-
mize the length of interconnect wire. Which can reduce
both test power and test data volume, but it also increases
the routing overhead during physical design. Now, it is
applied to reduce test data volume [24,25].
3. Proposed Decompression Architecture
Test power reduction can be solved by low transition
filling. For this reason, we add a de-TSD (test slice dif-
ference) to hold status (0 or 1). The de-TSD is only made
of one D-FF and one MUX. If transition occurs, we use
the data from ATE to transform the status. We call this
transition position as changed point.
Clearly, we only need to store changed point in ATE.
Changed point can be obtained easily by using test slice
difference. On the other hand, in order to reduce data size
and avoid redundant bits in each vector, we use “Similar
Filter” to filter test slices which are the same with others.
Figure 1 shows our proposed decompression architec-
ture. In the figure, FIFO is used for transition point stor-
age (TP). The counter counts the test sequence for each
test vector. When the counter is equal to the values in TP,
the status of “Similar Filter” will reverse. Initial status of
“Similar Filter” is 1, and de-TSD can be changed by
ATE. If the status of “Similar Filter” reverses to 0, de-
TSD is fixed.
4. Calculation Procedures
The encoding procedure is shown in Figure 2. First
of all, we reorder the test slices smoothly. We can regard
the test set as sequence. Therefore we reorder vectors to
connect longer runs. At last, test slice difference is used
to reduce the number of 1’s. We take advantage of the
TSD data to complete encoding procedure.
4.1 Scan-Chain Reordering
Here, we illustrate some definitions used in this pa-
per with the help of Figure 3. Let test slice (TS) be the
vector of inputs applied to the same scan cell in each test
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Figure 1. Our test decompression architecture.
Figure 2. Main steps of the proposed procedure.
cube. Thus, there are six test slices in this test set, and
each test slice has 4 bits. Moreover, if two test slices have
no conflicting value in corresponding position, we call
them p-compatible. Contrarily, they are n-compatible if
two test slices have opposite value in each corresponding
position. Where p is positive and n is negative. For ex-
ample, test slice 2 and 6 is p-compatible, and test slice 1
and 3 is n-compatible.
We present two different reordering procedures. The
procedures are shown in Figure 4.
(a) Method 1: We consider both p-compatible and n-com-
patible, then we perform scan-chain reordering algo-
rithm firsthand. The detailed description of the scan-
chain reordering algorithm is given in Figure 5.
(b) Method 2: We also consider both p-compatible and
n-compatible. First, we establish the compatible ta-
ble of the test slice set, and then we check conflict be-
tween slices before grouping them. The concept of
the conflict checking operation is illustration in sec-
tion 4.1. A test slices group (TSG) is a set of test
slices that are pair-wise compatible. Thus, test slices
in the TSG are the same, that is, any one of the slice
in TSG can represent the other slices data. Finally,
we use the scan-chain reordering algorithm to reor-
der TS. So we can get TS order set.
The proposed scan-chain reordering algorithm is
shown in Figure 5. First, we calculate the number of 0’s
and 1’s in each TS. If the number of 0’s and 1’s are the
same, we choose the minimum unspecified bits. Then we
set Ss. The variable “Ss” (shadow slice) corresponds to
last specified bits for new ordering. For instance, we
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Figure 3. Example of fundamental definitions.
Figure 4. Scan-chain reordering procedure (a) method 1, (b) method 2.
Figure 5. Pseudo-code of the proposed scan-chain reordering.
choose TS23 where there exists no difference between 0’s
and 1’s in Figure 6. Then we set Ss as [0 1 0 1]T.
Second, we choose the TSG. If the number of 0’s and
1’s are the same, we choose the one which has the least un-
specified bits. Because TS with less unspecified bits may
cause more transitions. It is worth noting that besides
general difference, we also consider the inversed differ-
ence. If the chosen TS needs be inverted, the encoded data
must be inverted. And we add inverters between corre-
sponding scan cells. In Figure 6(b), there are two test
slices (inversed TS3 and TS4) having no difference be-
tween Ss. We choose the TS3 because of fewer unspecified
bits in TS3. And the encoded data forTS3 is changed to [0 1
0 1]T. At last, we will get reordered test slices.
Comparing with general grouping methods, we al-
low the n-compatible case. But it may also cause new
conflicts between test slices in the TSG. In Figure 7(a),
the TS1 can’t be merged with TS0 and TS3. Because of TS1
has a conflict bit between TS0 and TS3.
Therefore we will find the conflicts and choose the
best compatible relationship, then check compatible type
between each pair of test slices. If we find a difference
when compared with the main compatible type, we will
eliminate it. Figure 8 shows the pseudo code of conflict
checking. Figure 7(c) shows the result of after conflict
checking. There are three conflicts in the figure and the
first conflict is TS0 and TS1 in row 3. After conflict
checking, we transform compatible table into conflict ta-
ble, then use the general graph coloring algorithm (Brelaz,
1979) to divide the test slice set into several groups.
4.2 X-Filling with Longer Runs
Here, we aim at the unspecified bits in test sequence,
and fill them with appropriate values to lengthen runs.
We calculate the length of specified bits near unspecified
bits, and then fill them with longer specified bits. Figure
9 shows the example of scan-chain reordering and X-fill-
ing in our methods.
4.3 Test Vector Reordering
First, we take down the start bit and the end bit of each
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Figure 6. Example of scan-chain reordering (a) initial test
vector set, (b) test slice groups.
Figure 7. Example of conflict in group (a) initial test cubes,
(b) conflict in grouping, (c) conflict checking.
Figure 8. Pseudo-code of conflict checking.
test vector, and compute the amount of consecutive bits
with values at the start bit-stream and end bit-stream of
each test vector. In order to reduce amount of runs and
make length of runs longer, we connect the longest start
bit-stream with longest end bit-stream of the same type
as the start bit-stream. In Figure 10, we use an example to
introduce test vector reordering.
4.4 Test Slice Difference (TSD)
The TSD is used to improve the compression ratio.
Figure 11(b) shows the proposed technique. Jas and
Touba [28] present the similar architecture of Cyclical
Scan-chain (CSR) as illustrated in Figure 11(a). But the
architecture of test vector decompression via CSR is not
practical to use in the data compression strategy [16] be-
cause the hardware overhead grows by the length of scan
chain. In contrast to [28], no matter how long is the scan
chain, our method only needs one D-FF to store back
data and one XOR gate to invert the data when needed.
And after simplification, we only need one element as
the de-TSD shown in Figure 1. The de-TSD hardware
overhead is similar to the scan cell.
“Test slice difference” is the difference between test
slice and the one in front of it:
TSdiff = {b0, b0b1, b1b2, b2b3, …, bn1bn} (1)
where n is the length of scan chain multiplied by the
number of vectors. After test slice difference, both data
volume and entropy of data are reduced. In this paper,
we implement the test vector difference (Tdiff) [28]. In
Table 1, the proportion of 1’s is lower than the CSR.
The table shows the average of 50%/48% improvement
ratio in MinTest/TetraMAX. It is worth noting that the
proposed de-TSD only needs one scan cell, instead of a
copied scan chain.
4.5 TSD Data Encode
Finally, we regard TSD data as a bit sequence and we
count the distances between 1’s. Then we use Huffman
code to encode distance according to the frequencies of
distance. Note that the first bit (0 or 1) is built in circuit.
Figure 12 shows our entire example. We use method
2 to complete Figure 12(b). Figure 12(f) shows the en-
coding data size as 5 bits, thus the compression ratio is
89.6%. In Figure 12(h), Peak transition time at V1 is 1
and weighted transitions count metric (WTC) is 14.
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Figure 9. Example of SC reordering and X-filling (a) initial
test data, (b) method 1, (c) method 2.
Figure 10. Example of test vector reordering.
Figure 11.The architecture of test vector decompression (a)
cyclical scan chain for test vector difference, (b)
our proposed test slice difference.
5. Experimental Results
We conduct experiments for several large ISCAS’89
benchmark circuits at both test cubes that generated by
MinTest [1] and TetraMAX [29].
Table 2 shows the basic information of test cubes.
|Td| denotes total data bits in test cubes. Then the per-
centage of unspecified bits (#X%) and ones (#1%) in test
cubes are respectively shown in the table.
5.1 Proposed TSD and Reordering Improvement
Tables 3 and 4 presents our encoding data size (Our)
and the percentage of improvement ratio (Imp. (%)). To
calculate improvement ratio, the formula is utilized:
Imp.(%) = [(Method  Our) / Method * 100% (2)
where method denotes other compression methods and
the encoded data size is listed in Tables 5 and 6. The
first three approaches use reordering and TSD to re-
place original test cubes. As a result of the latter
fourmethods encode both of run 0 and run 1, TSD tech-
niqueis not suitable for them. Thus, we only use pro-
posed reordering algorithm for these methods. There
are still good results on these methods.
5.2 Proposed Encoding Procedure
In Tables 5 and 6, we report two results for Golomb
[15,26]. It should be noted that, in columns 2~4, test
cubes are replaced by “difference vector sequences (Tdiff)”
which is different method from ours. The column 5 set
the unspecified bits to zeroes.
We also compare with well-known compression
schemes including Block Merging [4], VIHC [9], selec-
tive Huffman [10], Multilevel-Huffman [11], Nine-
coded [14], FDR [16], EFDR [17], RunBasedReordering
[25], and MTC [30], etc. However, the V9C technique does
not regroup test vectors action due to the author does not
show the algorithm in [14]. The data in Table 5 is obtained
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Table 1. Percentage of 1’s in test slice difference and test vector difference (%)
MinTest TetraMAX
Circuit
Tdiff Our Imp. (%) Tdiff Our Imp. (%)
s53780 9.21 7.29 20.84 7.78 5.89 24.24
s92340 7.33 6.41 12.54 7.03 5.49 21.88
s13207 2.17 1.21 44.12 3.78 1.57 58.42
s15850 5.67 2.77 51.20 6.32 3.62 42.69
s35932 25.650 0.28 98.89 17.910 0.80 95.55
s38417 8.19 2.44 70.16 2.51 1.38 45.04
s38584 7.71 3.68 52.25 7.64 3.87 49.34
Avg. (%) 50.00 48.17
Figure 12.Example of all procedure (a) initial test vector set,
(b) test slice groups, (c) scan chain with scan cell
inverted, (d) after X-filling, (e) TSG set and test
vector reordering, (f) test slice difference, (g) Huff-
man table, (h) encoded data information.
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Table 2. Characteristics of ISCAS’89 test sets
MinTest TetraMAX
Circuit
|Td| #X (%) #1 (%) |Td| #X (%) #1 (%)
s53780 23,754 72.62 14.89 23,326 76.78 11.43
s92340 39,273 73.01 12.26 35,568 74.73 11.50
s13207 165,2000 93.15 03.04 100,1000 89.74 04.27
s15850 76,986 83.56 06.92 75,764 81.53 07.71
s35932 28,208 35.30 35.51 37,023 63.61 16.73
s38417 164,7360 68.08 17.89 647,2960 92.69 04.10
s38584 199,1040 82.28 08.44 190,320 82.11 08.62





































s53780 09,262 15.72 07,301 20.54 06,969 25.29 07,315 37.45 06,969 36.56 07,452 34.74 08,469 30.12
s92340 14,023 11.06 11,663 24.56 10,994 28.29 11,667 46.02 10,995 46.58 11,816 44.40 13,111 38.91
s13207 16,210 37.35 11,697 42.57 09,538 56.16 11,699 64.17 09,538 66.99 11,885 60.37 12,969 58.29
s15850 14,721 42.83 11,202 48.11 10,146 52.35 11,163 57.56 10,147 59.64 11,381 53.82 13,389 49.96
s35932 798 97.02 922 94.79 472 94.04 01,081 80.35 472 84.64 01,148 79.33 01,517 60.32
s38417 28,212 59.14 23,462 58.89 21,644 60.92 23,465 63.89 21,647 63.33 24,687 62.00 27,341 56.60
s38584 46,754 41.85 37,648 46.47 35,734 46.76 37,651 51.34 35,735 52.27 39,047 47.13 41,839 44.45
Avg. (%) 43.57 47.99 51.97 57.25 58.57 54.54 48.38





































s53780 07,866 17.35 06,334 19.41 05,906 21.38 06,361 40.41 05,911 40.87 06,518 39.97 07,439 31.30
s92340 11,400 14.67 09,406 24.97 08,918 25.29 09,409 48.83 08,919 49.58 09,660 50.54 11,085 40.01
s13207 12,154 49.23 09,218 54.07 08,177 56.67 09,289 61.51 08,177 63.97 09,666 61.94 11,743 52.24
s15850 17,632 33.73 13,756 40.83 12,848 42.32 13,777 53.69 12,850 54.84 13,954 55.60 16,249 45.64
s35932 02,538 90.31 02,767 86.02 01,968 89.01 02,751 82.47 01,973 86.54 02,963 80.40 04,087 75.16
s38417 71,362 37.86 44,017 41.29 41,989 40.42 44,077 42.94 41,964 41.91 44,928 43.74 48,347 35.99
s38584 46,419 38.92 37,142 44.96 35,429 45.81 37,143 52.35 35,429 53.15 38,537 53.00 41,437 45.20
Avg. (%) 40.30 44.51 45.84 54.60 55.84 55.03 46.51
Table 5. Compression results in MinTest
Circuit [15] [13] [11] [35] [6] [20] [10] [19] [9] [12] [8] [41] [5] [7] [34] M1 M2
s5378 10,989 9,188 9,328 14,937 11,419 11,694 10,986 11,487 10,511 10,666 9,597 12,824 10,695 9,358 7,469 6,786 6,489
s9234 15,767 15,460 15,332 21,499 21,250 21,612 20,582 19,279 17,763 17,987 15,711 20,736 19,171 15,511 11,727 10,739 10,018
s1320725,873 20,368 21,758 33,467 29,992 32,648 28,893 29,224 24,450 37,996 25,283 31,272 24,969 18,384 11,847 8,964 8,654
s1585025,748 21,590 21,291 28,618 24,643 26,306 25,143 25,883 22,126 26,175 21,405 27,261 23,492 18,926 11,477 9,562 9,435
s3593226,757 17,706 7,924 34,414 5,554 5,501 3,072 7,149 6,602 8,860 5,198 1,199 6,108 N/A 1,250 306 297
s3841769,047 57,066 55,387 117,98764,962 64,976 59,024 64,857 61,134 67,542 58,489 68,267 66,907 58,785 24,746 18,638 17,813
s3858480,404 70,328 67,114 85,275 73,853 77,372 74,863 68,631 62,897 71,478 60,736 72,852 65,993 55,200 39,099 34,250 31,792
from recent paper. Gray frames in the table mean that
the data is not executed in recent paper. Therefore we
use our implemented program to obtain these data here.
Clearly, the proposed approach achieves better encoding
data volume than other methods. This means our method
can greatly reduce the encoding data volume. The en-
tropy of the original test data is also improved.
5.3 Power Dissipation
Another important issue for scan-based testing is the
power consumption which is very high during test mode.
The number of transitions occurs the switching activate
during the scan in and scan out operations. In order to
manifest the effect of test power reduction in our encod-
ing methods, we use the weighted transitions count met-
ric (WTC) [23] to estimate the transition.
The formula of WTC is shown as follow, where n is
length of scan chain.
(3)
Figure 13 shows the peak power under different X-fill-
ing methods. We have applied the test cubes in random-fill-
ing (Ran.) and minimum transition X-filling (MT) [31]. We
have also given the experimental results using the Tdiff [15]
and mapping all unspecified bits to zeroes (0) [26]. The
“S-D” and “RBR” in the figure are referred to as skewed-dis-
tribution scan chain partition [24] and RunBasedReordering
[25]. As shown in figure, we shall denote our proposed
method 1 as “Our_M1”. The peak power (Ppeak) and aver-
age power (Pavg) are computed as follows, where m is the
number of vectors, and TCi is transition count in vector i.
(4)
(5)
Similarly, Figure 14 shows the average power under
different X-filling methods. Note that we divided the
amount of average power by 4 for circuit s35932,
s38417, and s38584 here. Because of the quantities in
these circuits are greatly over the remainder circuits. Ob-
serve that our scheme can reduce the scan-in power dis-
sipation significantly.
6. Conclusion
In this paper, we propose new decompression archi-
tecture to filter redundant data in test slice groups. The
test slice difference (TSD) technique is an efficient and
requires low hardware overhead to reduce test data vol-
ume. In the part of power dissipation, we present an ex-
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Table 6. Compression results in TetraMAX
Circuit [15] [13] [11] [35] [6] [20] [10] [19] [9] [12] [8] [40] [5] [33] [34] M1 M2
s53780 9,517 7,860 7,512 12,541 10,858 10,675 9,997 10,981 9,548 9,559 8,329 10,829 9,306 8,062 6,629 5,666 5,325
s92340 13,360 12,536 11,937 18,930 19,530 18,387 17,691 17,310 15,356 16,186 14,165 18,477 16,451 13,073 10,003 8,675 8,526
s13207 23,940 20,070 18,870 26,165 25,396 24,131 22,694 25,266 19,580 26,964 19,861 24,589 20,497 17,507 10,116 7,498 7,473
s15850 26,608 23,247 22,275 30,283 31,429 29,747 28,452 29,778 24,937 28,436 23,709 29,891 26,717 20,299 14,460 12,142 11,517
s35932 26,194 19,799 17,905 25,139 15,116 15,689 14,660 18,299 15,611 17,619 16,415 16,455 15,834 16,132 3,668 1,343 1,341
s38417 114,834 74,971 70,472 167,907 79,854 77,241 72,241 118,740 79,486 154,062 106,178 75,529 85,604 64,022 50,651 40,628 38,629
s38584 75,996 67,476 65,381 82,582 81,987 77,945 75,618 73,214 62,301 69,963 59,952 75,621 66,394 61,858 40,376 34,007 31,317
Figure 13. Peak power results (a) MinTest, (b) TetraMAX.
tremely efficient algorithm for scan chain reordering.
Experimental results show that the proposed scheme
achieved higher compression ratio than previous ap-
proach, and the power consumption is also significantly
reduction simultaneously.
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